Power Dissipation Associated to Internal Effect Transitions in Static CMOS Gates

نویسندگان

  • Alejandro Millán
  • Jorge Juan
  • Manuel Jesús Bellido Díaz
  • David Guerrero
  • Paulino Ruiz-de-Clavijo
  • Julian Viejo
چکیده

Power modeling techniques have traditionally neglected the main part of the energy consumed in the internal nodes of static CMOS gates: the power dissipated by input transitions that do not produce output switching. In this work, we present an experimental set-up that shows that this power component may contribute up to 59% of the total power consumption of a gate in modern technologies. This fact makes very important to include it into any accurate power model.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Using Gate Sizing to Reduce Glitch Power

| With the growing scale of integration and the increased use of battery operated devices the power dissipation of CMOS circuits becomes an important factor in the design process. Power dissipation in CMOS-gates depends on the capacity switched and the transition density. Gate sizing is used to scale gates and their internal capacities. Smaller gates mean smaller capacities and therefore less p...

متن کامل

Reducing Glitching and Leakage Power in Low Voltage Cmos Circuits

The need for low power dissipation in portable computing and wireless communication is making design communities accept ultra low voltage CMOS processes. With the lowering of' supply voltage, the transistor thresholds (Vth) have to be scaled down to meet the performance requirements. However, such scaling can increase the leakage current through a transistor, thereby increasing the leakage powe...

متن کامل

Power Consumption Analysis in CMOS Static Gates

This paper addresses power consumption in CMOS logic gates through an study considering the design and technology points-of-view. Through SPICE simulations, the relationship between charge/discharge and short-circuit components of dynamic power consumption are investigated both considering different logic gates and its evolution through technology scaling. Experimental results show that dynamic...

متن کامل

Estimation of Short-Circuit Power Dissipation for Static CMOS Gates Driving a CRC Load

As MOSFET sizes and wire widths become very small in recent years, influence of resistive component of interconnects on the estimation of propagation delay and power dissipation can no longer be neglected. In this paper we present a short-circuit power dissipation formula for static CMOS logic gates driving a CRC load. By representing the short-circuit current and the current flowing in the res...

متن کامل

Special Section on Selected Papers from the 8th Karuizawa Workshop Estimation of Short-Circuit Power Dissipation for Static CMOS Gates

We present a formula of short-circuit power dissipation for static CMOS logic gates. By representing shortcircuit current by a piece-wise linear function and considering a current owing from input node to output node through gate capacitances, the accuracy is improved signi cantly. The error of our formula in a CMOS inverter is less than 15% from circuit simulation in many cases of our experime...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008